An asymmetrical bulk-modified composite MOS transistor with enhanced linearity

Alfredo Arnaud, Senior Member, Rafael Puyol, Member, IEEE, Alfonso Chacón-Rodríguez, Senior Member, IEEE, Matías Miguez, Member, IEEE, Joel Gak, Member, IEEE.

Abstract—In this work, an asymmetrical bulk-linearized composite MOSFET is presented, with an enhanced linear range and an equivalent saturation voltage of up to several hundred mV even in weak inversion, allowing to implement large MOS resistors. Some preliminary measurements are presented, as well as $150 \mathrm{M}\Omega$ and $200 \mathrm{M}\Omega$ equivalent resistors simulations, with a linear range up to 1.5V. A low frequency, 40dB gain, fully integrated cardiac sensing channel filter/amplifier is also shown. Taking advantage of the proposed technique, the circuit consumes only 25nA of supply current.

Index Terms— analog integrated circuits, CMOS, linearization techniques, analog filters, MOS resistor.

I. INTRODUCTION

TULK degeneration completes the three basic techniques **B**used for linearization of the MOS transistor, the two other are source and gate degeneration [1,2,3]. Yet, bulk linearization of a MOS differential pair was only introduced in 2007 [4] (and further developed in [5,6]) where an increasing compensating voltage is applied to the bulks of a differential pair, thus decreasing the transconductance and increasing the linear range. The technique is proposed in [4] including simulations, a measured transconductor and a nano-power G_m-C filter are presented in [5], while a high frequency OTA is presented in [6] including measurements of the HD₃ distortion optimum already simulated in [4,5]. A similar concept was introduced for a single MOSFET operating in the triode region in [7], applying a compensating voltage to the bulk in order to widen the linear region. The idea is retaken in this work: firstly, a new asymmetrical bulk-modified transistor is presented, and novel circuits are proposed to implement practical MOS pseudoresistors based in this structure up to hundreds M Ω . Finally, a G = 200, 1.5 V_{PP} output bandpass amplifier for cardiac activity detection in pacemakers is presented, which consumes only 25 nA thanks to the use of bulk-linearized pseudo-resistors.

II. AN ASYMMETRICAL BULK-MODIFIED MOS COMPOSITE TRANSISTOR WITH ENHANCED LINEARITY

In the so-called MOS resistor, the transistor is operated at the beginning of the triode region, where the drain-source voltage V_{DS} is small, with fixed bulk and gate voltages. The drain current I_D should be proportional to V_{DS} but, due to the nonlinear nature of the MOS itself, the linear range is severely limited as in Fig. 1a. The basic idea of using the bulk to extend the linear region is shown in Fig. 1b, where the bulk is connected to the drain of M_1 (V_{GS} is fixed). The slope (r_{MOS})⁻¹ of $I_D(V_{DS})$ can be calculated with a small signal analysis:

$$i_D = (g_{mb} + g_{md}) \cdot v_{ds} \implies r_{MOS} = (g_{mb} + g_{md})^{-1}$$
 (1)

where g_{mb} , g_{md} , are the bulk and drain transconductances respectively. The MOS equivalent resistance r_{MOS} is not constant because both g_{mb} , g_{md} , depend on V_{DS} . At $V_{DS} = 0$ V, g_{mb} = 0, and the drain transconductance is a given value $g_{md} = g_{mdo}$; when V_{DS} increases, g_{md} decreases, becoming virtually 0 as M_1 saturates, but g_{mb} increases thus the bulk modulates I_D . For a MOS behaving as a resistor, $r_{MOS}(V_{DS})$ in (1) should be constant $(g_{mb}$ increase should compensate g_{md} decay). While for the large signal MOS it is not straightforward to develop an analytic expression of (1), the design space can be explored with a SPICE simulator; the result for a long transistor with $W_1/L_1 =$ 1μm/10μm is shown in Fig.1b ($V_{GS} \approx V_T$) with a quasi-linear range up to 400mV when the bulk-source diode starts conducting a significant current. In effect, the problem with the circuit in Fig. 1b is the directly biased diode triggering the drain current, and eventually latchup as V_{DS} increases. To overcome this problem and to further enhance the linear range, the proposed bulk-modified composite transistor is shown at the top of Fig.2: M₁ has been split in two series transistors, M_{1a} sized $(W/L)_{1a}$, and M_{1b} sized $(W/L)_{1b}$, and the bulk voltage V_B is generated from the M_{1a}-M_{1b} MOS divider itself. A reference current and a diode-connected transistor $M_{Bias} = M_{1b}$ are used to set V_G . Moreover, M_{1a} - M_{1b} can be considered as an equivalent 3-terminal composite MOS Meq that saturates for a large V_{Sat eq} > 400mV as depicted in Fig.2. The linear region is greatly extended, the best linearity results were obtained for $(W/L)_{1a} >>$ $(W/L)_{1b}$ thus the composite transistor will be asymmetrical. When V_{DS} increases, as $(W/L)_{1a} >> (W/L)_{1b}$, the voltage drop in M_{1a} is small so M_{1b} rapidly saturates, while M_{1a} remains in the

A. Arnaud, R. Puyol, M.Miguez, J.Gak, are with Universidad Católica del Uruguay, Av.8 de Octubre 2738, Montevideo, CP11600, Uruguay (e-mail: aarnaud@ucu.edu.uy).

A. Chacón-Rodríguez is with Tecnológico de Costa Rica, Cartago. This Project was partially funded by ANII-Uruguay, under grant FMV 1 2017 1 136543.

978-1-7281-0453-9/19/\$31.00 ©2019 IEEE




Fig. 1. a) Simulated $I_D(V_{DS})$ for a standard NMOS; b) a very basic bulk linearized MOS; $W/L = 1 \mu m/10 \mu m$, V_{GS} close to threshold voltage V_T .




Fig. 2. The proposed asymmetrical bulk-modified MOS. $M_{\rm eq}$ on top, and simulated $I_D(V_{DS})$ transfer (straight lines) for typical, worst-slow, worst-power foundry models (TM, WP, WS). Two reference transistors (dash-dot lines) are included to compare the impact of linearization. Note the equivalent V_{Sat_eq} above $400 {\rm mV}$.




Fig. 3 Measured bulk-linearized MOS using discrete transistors.

linear region. But as M_{1a} source V_{SIa} (connected to V_B) increases, V_{GSIa} decreases to such an extent that, at certain point, I_D is close to the saturation current of M_{1a} . From this point on, the voltage drop in M_{1a} increases rapidly, and M_{eq} transistor reaches saturation resembling a cascode. The simulations in Fig. 1, 2, 4, 5, correspond to a 0.6 μ m technology with $V_{TN} \approx 1$ V;

in Fig.2 $(W/L)_{Ia} = 10 \mu m/1 \mu m$, $(W/L)_{Ib} = (W/L)_{Bias} =$ 1μm/40μm. Preliminary measurements for bulk-linearized MOSFETs using ALD1106 quad discrete transistors in the configuration of Fig. 2 are shown in Fig. 3. M_{1a}, and M_{1b} of Fig. 2 were implemented with 4-parallel and 4(8)-series transistors respectively. The measured linearization effect is remarkable, but quite limited in comparison to Fig. 2 because of the limited aspect ratio of these discrete MOSFETs. Notice that the Meg composite transistor can be effectively considered as a single unit transistor. In Fig. 4 several $I_D(V_{DS})$ curves, the equivalent saturation current $I_{Sat}(V_{GS})$, and the equivalent $[g_m/I_D]$ ratio, are shown for a composite M_{eq} (continuous line) and a single reference transistor M_{Ref} (dash-dot line). M_{eq} can be utilized to implement operative current mirrors and differential pairs, but are of little practical interest because of the large $V_{Sat\ eq}$. On the other hand, Meq can be exploited to efficiently implement MOS pseudo resistors with enhanced linearity in a reduced die area.




Fig. 4. Simulated $I_D(V_{DS})$ for different V_{GS} values (top plot), saturation current I_{Sat} and g_m/I_D ratio (bottom plot); for a bulk-modified composite transistor (continuous line) $W_a/L_a = 10 \mu m/0.6 \mu m$, $W_b/L_b = 0.6 \mu m/10 \mu m$, and a standard NMOS (dash-dot line) $M_{Ref} = 0.6 \mu m/10 \mu m$.

III. HIGH VALUE RESISTORS USING COMPOSITE TRANSISTORS

Very large pseudo-resistors using MOSFETs can be implemented therefore by stacking successive stages like the one in Fig. 2. Firstly, three blocks are connected in series as shown in Fig. 5 to implement a resistor close to $R_{MOS} \approx 200 \text{M}\Omega$ with a quasi-linear range of almost 1V. The transistors are sized $(W/L)_a = 10 \mu \text{m}/0.6 \mu \text{m}$, $(W/L)_b = (W/L)_{Bias} = 0.6 \mu \text{m}/60 \mu \text{m}$; the 0.6nA and 1nA bias currents are implemented with PMOS current mirrors (not shown) and were adjusted to fine tune the

linearity. The addition of the bias currents in Fig. 5 makes the equivalent drain and source currents to be different: $I_A \neq I_B$, and thus shifts the $I_A(V_{AB})$ curve (to restore $I_A = I_B$, properly matched sink currents can be added at V_{G1,G2,G3} gate nodes). Using this circuit to emulate a resistor has, nonetheless, the major drawback of requiring $V_{AB} > 0$, which seriously limits the range of possible applications. A solution is given in Fig. 6 where two blocks M_{up} and M_{low} like the one in Fig. 2, are connected in series in opposite direction and sharing the gate $((W/L)_a =$ $(W/L)_c$, $(W/L)_b = (W/L)_d = (W/L)_{Bias}$. Since V_{GS} for the lower composite transistor M_{low} is higher, it practically does not affect I_D . The circuit is symmetrical thus the $I_D(V_{DS})$ is so, as depicted in the plot of Fig.6 corresponding to preliminary measurements using ALD1106 quad discrete transistors. Just as in Fig.3, the measured linearization effect is quite limited due to the aspect ratio of the discrete MOSFETs. But the results are amazing in Fig. 7 where very different aspect ratios for the transistors were simulated, for two blocks analogous to the one in Fig. 6 connected in series, using PMOS transistors in a 0.18µm CMOS technology. A 150M Ω resistor is shown, with approximately 1.5V linear range, and consuming only 2nA current to bias the gates; the combined effect of the opposite stacked blocks also helps to compensate slight $r_{MOS}(V_{DS})$ variations in (1) that can be observed in Fig.2 for a V_{DS} small (before M_{1b} saturates). In Fig. 7 sink bias currents are used to set M_{1i} gate voltage, and matched source currents are included for the sake of symmetry (to make $I_A = I_B$ again). The linear range to current consumption trade-off, is better than any other reported small transconductance OTA (see [5] for a survey).

IV. A 40 NA CARDIAC SENSE CHANNEL FOR IMPLANTABLE PACEMAKERS USING BULK-LINEARIZED MOS RESISTORS

A practical utilization of the linearized $147M\Omega$ MOS resistor in Fig. 7 is shown in Fig. 8, where a nano-power filter-amplifier for biomedical applications is presented. On the right side of the picture the G_m -R-C filter is shown while transistor-level




Fig. 5. Three stacked bulk-linearized MOS form a 200M Ω equivalent resistor; $W_a/L_a=10 \mu m/0.4 \mu m$, $W_b/L_b=0.6 \mu m/40 \mu m$, simulated results on the left.

schematics for G_{m1} - G_{m1} ' OTA are shown on the left. The idea was to substitute the very low transconductance linear OTAs that consume current in a G_m -C filter [5], by MOS resistors. In the proposed filter G_{m1} - G_{m1} ' form a dual differential input transconductor with G_{ml} =125nS, G_{ml} ' =38nS. The transconductor G_{m2} is utilized as an operational amplifier implementing an ideal integrator with G_2 . Assuming a virtual V_{Ref} at the positive input of G_{m2} , G_{m1} - R_1 - C_1 form a low-pass gain stage, and R_1 - G_{m2} - C_2 act as an integrator:

$$V_{o2} = \int V_{Out}(t)/(C_2 \cdot R_1) \cdot dt \tag{2}$$

Thus, it acts as a DC cancellation loop. In the filter $C_I = 5 \text{pF}$,




Fig. 6. Proposed circuit block to implement direct-reverse MOS resistors, and measured results using discrete transistors. For the plot, M_{1a,c} and M_{1b,d}, were implemented with 4-parallel and 4-series unitary transistors respectively (each unitary transistor is ½ ALD1106).




Fig. 7. Two double-sided linearized PMOS forming a $\approx 150 \mathrm{M}\Omega$ equivalent resistor; $W_{a,c}/L_{a,c}=10 \mathrm{\mu m}/0.4 \mathrm{\mu m},~W_{b,d}/L_{b,d}=0.6 \mathrm{\mu m}/40 \mathrm{\mu m}.$ Simulated results on the bottom.




Fig. 8. The proposed G_m -R-C filter-amplifier .




Fig. 9. Simulated AC transfer function of a two stage, 40 dB/dec, filter for cardiac sensing.




Fig. 9. Simulated output THD@130Hz of the filter

 $C_2 = 4 \text{pF}$, and $G_{m2} \approx 1 \text{nS}$ is a symmetrical OTA with a 2nA bias current, and 32:1 series-parallel current division to the output as proposed in [8] to achieve a very low transconductance. The filter of Fig.8 is intended to amplify cardiac signals in an implantable pacemaker for natural heart beat detection. Cardiac sensing is a well-known application [9, 10]; the objective is to amplify $100\mu V - 10mV$ input signals and bandpass filter them around 70Hz-200Hz. A detailed description of the complete cardiac sensing signal processing chain (amplifier-filter + comparator, offset compensation, etc.) is omitted in this work for the sake of simplicity. For the minimum signal, the gain of the filter in Fig.9 is not enough, and thus two series stages need be employed with a total gain G_{Tot} = 49dB, and 40db/dec decay to eliminate noise out of the band of interest. For larger cardiac signals, it is easy to reduce the gain altering the R₁ biasing in Fig.7. In Fig.9, and Fig. 10, the simulated transfer function of the 2-stage filter, and the simulated output total harmonic distortion (THD) are shown. The circuit was simulated for V_{DD} in the range from 1.8V to 3.3 V in a 0.18µm technology and

consumes only 25nA in supply current. The THD is adequate for biomedical applications and is mostly the result of the 2nd harmonic effect.

V. CONCLUSIONS

In this work a bulk-linearization technique was presented, to enhance the linearity of the MOS transistor behaving as a resistor, using two series MOSFETs with the bulk connected to the midpoint. If properly designed, the resulting composite structure is linear up to an equivalent saturation voltage of several hundred mV. This asymmetrical bulk-modified composite MOS can be considered as a new transistor, with slightly degraded characteristics but enhanced linearity. Simulations and preliminary measurements using discrete transistors were presented. A 200MΩ 1V-linear equivalent resistor, and a 150M Ω 1.5V linear resistor were simulated stacking series linearized MOSFETs. For the latter, a technique was developed that allows to connect the equivalent resistor in both senses of the current flow. Finally, a biomedical circuit application example featuring a 25nA supply current, 49dB gain, 40dB/dec filter for cardiac signal detection was presented, using this technique to reduce the power consumption to a minimum in comparison to previously reported equivalent blocks. The proposed amplifier can substitute pure G_m-C, continuous time, or SC filter stages in [5, 9, 10] with a remarkable reduction of both supply current and supply voltage.

REFERENCES

- F. Krummenacher and N. Joehl, "A 4-Mhz CMOS continuous-time filter with on-chip automatic tuning," *IEEE J. Solid State Circuits*, vol. 23, no. 3, pp. 750–758, June 1988.
- [2] R. Sarpeshkar, R. F. Lyon, C. Mead, "A Low-Power Wide-Linear-Range Transconductance Amplifier," J. of Analog Integr. Circuits and Signal Process., vol. 13, pp. 123-151, May 1997.
- [3] A. Sheikholeslami, "Source Degeneration [Circuit Intuitions]," IEEE Solid-State Circuits Mag., vol.6, no.3, pp.5-6, 2014, DOI.10.1109/MSSC.2014.2329233
- [4] P. Monsurrò, S. Pennisi, G. Scotti, A. Trifiletti, "Linearization Technique for Source-Degenerated CMOS Differential Transconductors," *IEEE Trans. Circuits and Systems II*, vol.54, no.10, pp.848–852, Oct.2007.
- [5] J. Gak, M.R. Miguez, A. Arnaud, "Nanopower OTAs With Improved Linearity and Low Input Offset Using Bulk Degeneration", *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol.61, no.3, pp.689–698, Sept.2014, DOI. 10.1109/TCSI.2013.2284002.
- [6] G. Thomas-Erviti, et al.: "CMOS transconductor with improved linearity using the bulk of self-cascode transistors", Electron. Lett., vol.53, no.3, pp.136-138, Feb.2017, DOI.10.1049/el.2016.4107.
- [7] A. Arnaud and M.R. Miguez, "Bulk linearisation of the MOS resistor," in Electron. Lett., vol.54, no.19, pp. 1106-1108, Sept.2018, DOI.10.1049/el.2018.5482
- [8] A. Arnaud, R. Fiorelli, C. Galup-Montoro, "Nanowatt, sub-nS OTAs, with sub-10-mV input offset, using series-parallel current mirrors", *IEEE J. Solid State Circuits*, vol.41, no.9, pp. 2009-2018, may 2010.
- [9] L. Lentola, A. Mozzi, A. Neviani, and A. Baschirotto, "A 1 μA front end for pacemaker atrial sensing channels with early sensing capability" *IEEE Trans. on Circuits and Syst. II: Analog & Digital Signal Proc.*, vol.50, no. 8, pp. 397–403, Aug.2003. DOI: 10.1109/TCSII.2003.813591
- [10] F.Silveira, D.Flandre, "A 110 nA pacemaker sensing channel in CMOS on silicon-on-insulator" in *Procs. IEEE International Symposium on Circuits and Systems, ISCAS* 2002, vol.5, may.2002, DOI: 10.1109/ISCAS.2002.1010670